www.design-reuse-embedded.com
SEARCH IP   
    • Categories
    • RISC-V
    • Embedded Processing
    • 5G, 3GPP LTE IP
    • IoT IP
    • Artificial Intelligence IP
    • Automotive IP
    • Space and Avionics
    • Security IP
    • Audio & Video IP
    • Design Platforms
    • Monitoring and Verification
    • SoC Design Services
    • Find your best SoC design partner
Partner Videos D&R Events
    • IP-SoC Days 2025
    • IP-SoC Days 2024
    • IP-SoC Days 2023
    • IP-SoC Days 2022
    • IP-SoC Days 2021
    • IP-SoC 2024
    • IP-SoC 2023
    • IP-SoC 2022
    • IP-SoC 2021
NEWS
IP/SOC Grenoble

Santa Clara Event >>

January 26, 2017

Bangalore Event >>

April 5, 2017

Shanghai Event >>

September 14, 2017

Grenoble Event >>

December 6-7, 2017




A design of High Efficiency Combo -Type Architecture of MIPI D-PHY and C-PHY
Ian Lee,Professional Engineer,LG Electronics,South Korea
Biography :
Ian Lee received the M.S degree in KAIST, Daejeon, South Korea in 1996. He then joined SK-Hynix to develop DRAM memory and to lead the team to develop 1st Commercial DDR DRAM from 1996 to 2001. And then joined LG electronics to develop various analog and mixed signal IPs from 2002 to 2011. He currently is a professional engineer to lead the team to develop the standard interface IPs as MIPI DPHY, MIPI CPHY, MIPI MPHY and DDR PHY. His team also developed high performance LPDDR4X PHY with 10nm process and announced it in jul. 2017 (JEDEC mobile and IoT forum)

back to the program
Design & Reuse

Partner with us

Contact Us
Partnership Offers

List your Products

Suppliers, list and add your products for free.

List your Products

More about D&R Privacy Policy

© 2024 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.